A simple yet accurate interconnect parasitical capacitance model is presented. Based on this model a novel interconnect bus optimization methodology is proposed. Combining wire spacing with wire ordering, this methodology focuses on bus dynamic power optimization with consideration of bus performance requirements. The optimization methodology is verified under a 65 nm technology node and it shows that with 50% slack in the routing space, a 33.03% power saving can be provided by the proposed optimization methodology for an intermediate video bus compared to the 27.68% power saving provided by uniform spacing technology. The proposed methodology is especially suitable for computer-aided design of nanometer scale on-chip buses.
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It is well known that the on-chip interconnect bus has been a bottleneck in chip performance and power consumption, and up to 50% of the overall dynamic power consumption can be consumed by interconnects.
[1] Thus the development of nanometer scale chips will be limited seriously unless interconnect bus power can be lowered effectively. In order to meet power and performance requirements arising from increasing clock frequency and increasing complexity, many methods, [2−12] such as optimal repeater insertion (ORI), [3] low-swing circuits, [4] and bus encoding, [5] have been proposed. Combining wire spacing with wire ordering, in this Letter, we present a new optimization methodology for low power on-chip interconnect buses. A simple yet accurate interconnect parasitical capacitance model is presented first, then based on this model we propose an interconnect bus dynamic power model. Based on abundant experiment data, optimal wire ordering is verified, and finally a novel interconnect bus power optimization methodology is developed and verified.
Consider an interconnect bus consisting of parallel interconnects buffered by repeaters. Ground lines are used to weaken the effect of crosstalk between adjacent wires. Wire denotes the th wire in the layout, wire 0 and wire ( +1) denote two shielding lines, e.g., ground lines. Bits can be transmitted through any wire.
Taking the Berkeley predictive technology model (BPTM) [8] (i.e. a parasitic capacitance model) as a standard, and combining the data fitting technique, we present a new analytical model expressed as
where is the dielectric constant of dielectric material, is wire width, is wire space (i.e. distance between two wires), and denote self-capacitance and coupling capacitance per unit length, respectively, 0 = 1/ ins with ins being the insulation layer thickness, and coefficients 1 , 2 , 3 , 4 , 0 , 1 and 2 are all constants for specified technology and can be easily obtained using the data fitting technique. Comparisons of two models are shown in Fig. 1 , which indicates the high accuracy of the proposed model. Consequently, the matrix of self-capacitance and coupling capacitance can be expressed as
where denotes the self-capacitance of wire , = 1, 2, . . ., , and and denote the coupling capacitance and distance between wire and wire + 1, respectively, = 0, 1, . . ., .
We express the bus switching factor matrix as = [ 078401-1 probability of data transmitted on wire , i.e. switching factor. Assuming that the data transmitted on wire and wire ( + 1) is independent, the expectation of energy consumed by coupling capacitance between two adjacent wires in a single data transmission is exp, = , · ( +1 + ) · 2 , where is the voltage swing of the interconnect bus. We define relative switching factor = exp / 2 , then the relative switching factor can be expressed as
where denotes the relative switching factor between wire and wire ( + 1). In particular, there is 0 = 1 when wire 0 (ground line) is not used to transmit any data and wire 0 has a switching factor of 0. For an -bit interconnect bus its relative switching factor matrix can be expressed as = [ 0 1 · · · ]. Keep in mind that data independence among bits is assumed in the derivation of Eq. (5), and as a part of the experiment results, the validity of Eq. (5) will be verified in this study. Taking self-capacitance and coupling capacitance into account, the dynamic power of an -bit interconnect bus can be expressed as
where and denote the dynamic power and working frequency of the interconnect bus. The two parts in the brackets denote the contributions of selfcapacitance and coupling capacitance respectively. Optimal wire ordering is mentioned in the process finding the specified wire order that can enhance the effect of optimal wire sizing the most. The existence of a unique power-optimal wire order has been proven in Refs. [6, [9] [10] [11] . It is clearly seen from Fig. 1 that selfcapacitance is comparable to coupling capacitance and strongly depends on wire space. As self-capacitance and relation between self-capacitance and wire space are not considered simultaneously in Refs. [6, [9] [10] [11] , we verify whether their conclusions still hold. The results indicate that conclusions in Refs. [6, [9] [10] [11] still hold in the present study under the condition that coupling capacitance and self-capacitance are comparable, while this requirement can be easily satisfied in nanometer scale integrated circuits. Then the optimal wire order will be {GND, bit1, bit3, bit5, · · · bit(n-1), bit(n) · · · bit6, bit4, bit2, GND}. [6,9−11] Considering performance requirements such as time delay and crosstalk, constraints should be introduced in the process of optimization. Assuming that wire width is constant, wire space is chosen to be constrained and no wire space is allowed to be smaller than the constraint. Based on the above analysis, we can reach the interconnect bus power optimization methodology combining wire spacing with wire ordering, and we can obtain the minimum dynamic power
The coefficient matrix coef is in dimensions of 1 × ( + 1), and all the matrix elements are 1. denotes the matrix of distances between two adjacent wires in dimensions ( + 1) × 1 too, min denotes the minimum space needed to layout an -bit bus adopting minimum wire width and minimum wire space, and denote the slack of routing space and the constraint of wire space, respectively. All the other parameters have the same meaning as above. Verification is performed assuming that only audio data and only video data are transmitted on buses and we name these two buses the audio bus and the video bus, respectively. As shown in Fig. 2 , switching factors are obtained by taking statistics over several samples containing abundant data. The relative switching factors of the optimized audio bus are depicted in Fig. 3 , where the statistical value and the calculated value from Eq. (5) Table 1 indicates that as switching factors of more bits become smaller, uniform spacing provides a constant power saving while the proposed optimization methodology provides a rising power saving. Consequently better results can be achieved when this optimization methodology is applied to the address bus due to the fact that more bits of the address bus have smaller switching factors. An optimal wire order is verified in this study and it helps us avoid searching solution space for the optimal order. Based on this verification, combined with the analytical capacitance model proposed here, a novel interconnect bus power optimization methodology adopting no-uniform spacing technology is presented. Unlike bus coding, this optimization methodology does not need any circuit overhead. Optimizations are performed under different conditions. The proposed optimization methodology provides considerable power savings and plays an important guiding role in the design and optimization of interconnect buses in nano complementary metal-oxidesemiconductor integrated circuits.
